查看: 1546|回复: 0
打印 上一主题 下一主题

at24c64

[复制链接]
跳转到指定楼层
沙发
发表于 2015-4-26 22:07:26 | 只看该作者 回帖奖励 |倒序浏览 |阅读模式
Features
? Low-Voltage and Standard-Voltage Operation
– 5.0 (VCC = 4.5V to 5.5V)
– 2.7 (VCC = 2.7V to 5.5V)
– 2.5 (VCC = 2.5V to 5.5V)
– 1.8 (VCC = 1.8V to 5.5V)
? Low-Power Devices (ISB = 2 mA @ 5.5V) Available
? Internally Organized 4096 x 8, 8192 x 8
? 2-Wire Serial Interface
? Schmitt Trigger, Filtered Inputs for Noise Suppression
? Bidirectional Data Transfer Protocol
? 100 kHz (1.8V, 2.5V, 2.7V) and 400 kHz (5V) Compatibility
? Write Protect Pin for Hardware Data Protection
? 32-Byte Page Write Mode (Partial Page Writes Allowed)
? Self-Timed Write Cycle (10 ms max)
? High Reliability
– Endurance: 1 Million Write Cycles
– Data Retention: 100 Years
– ESD Protection: >3,000V
? Automotive Grade and Extended Temperature Devices Available
? 8-Pin JEDEC PDIP, 8-Pin and 14-Pin JEDEC SOIC, 8-Pin EIAJ SOIC,
and 8-pin TSSOP Packages
Description
The AT24C32/64 provides 32,768/65,536 bits of serial electrically erasable and programmable
read only memory (EEPROM) organized as 4096/8192 words of 8 bits
each. The device’s cascadable feature allows up to 8 devices to share a common 2-
wire bus. The device is optimized for use in many industrial and commercial applications
where low power and low voltage operation are essential. The AT24C32/64 is
available in space saving 8-pin JEDEC PDIP, 8-pin and 14-pin JEDEC SOIC, 8-pin
EIAJ SOIC, and 8-pin TSSOP packages and is accessed via a 2-wire serial interface.
In addition, the entire family is available in 5.0V (4.5V to 5.5V), 2.7V (2.7V to 5.5V),
2.5V (2.5V to 5.5V) and 1.8V (1.8V to 5.5V) versions.

本帖子中包含更多资源

您需要 登录 才可以下载或查看,没有帐号?加入中科因仑

x
回复

使用道具 举报

您需要登录后才可以回帖 登录 | 加入中科因仑

本版积分规则

快速回复 返回顶部 返回列表